This work presents a single-channel analog processor IC for the wireless biosignal monitor. This chip occupies a small die area of 0.52 mm 2 and has a low power consumption of 0.75 mW at a 5-V supply voltage. The wired and wireless systems constructed by using the designed processor chip and commercial discrete ICs have been validated in this study. Experimental results indicate that the integrated single-chip processor system can amplify, filter, transmit, and receive the simulated ECG signal. Compared to the wired prototype system, wireless transmission provides better long-distance, long-term measuring, recording, and monitoring the biosignal.
INTRODUCTION
As the integrated circuits (IC) industry develops, the design of the analog signal processing module on chip is becoming more important in biomedical instruments. The trend is to integrate all the analog front-end circuits in a single chip to minimize the chip area and improve the reliability of the system for biomedical applications [1] - [3] . Wireless data transmission represents the current trend in biomedical system applications for long-term, long-distance measuring, recording, and monitoring of biosignals [4] . The physiological signals input to a biomedical system, like ECG, EEG, EMG, or EOG signals, are very low amplitude and low frequency, as shown in Table I [5] . The performance of the system depends on amplifying, filtering, transmitting, and receiving ECG signals. Additionally, a analog processor IC is designed for this wireless biosignal monitoring system. 
Contact electrodes
Core analog building blocks, based on a closed-loop operational amplifier (OP) structure, have been developed successfully, including an instrumentation amplifier (IA), a gain-control amplifier (GCA) and a switched-capacitor lowpass filter (SCLPF). Based on the design technique of the wide-swing cascode, the analog processor achieves a high power-supply rejection ratio (PSRR), and can be operated at a supply voltage between 3 V and5 V. The wired and wireless systems built from the designed Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. processor chip and commercial discrete ICs were verified. The simulated ECG signals were used to evaluate the performance of both the wired and the wireless systems. Figure 1 (a) shows block diagrams of the wireless biosignal monitor, including an analog signal processing unit, a wireless data transmission unit and a digital signal processing unit. The wireless data transmission unit consists of a transmitter and a receiver, as shown in Fig. 1(b) . For a wired system, the input biosignal is directly transmitted from the analog processing unit to the digital processing unit. The wired system is used only for the short-distance or in-house biosignal monitoring. Multi-channel input biosignals are applied to the analog signal processing unit and amplified to a sufficient amplitude by the amplifier (AMP), which includes an IA and a GCA. The LPF is used to filter highfrequency noise because most biosignals have a frequency of less than 250 Hz. In a wireless data transmission unit, biosignals are modulated to successively higher frequency bands by amplitude modulation (AM) by carriers of different frequencies. These modulated waves are summed using an adder circuit (Σ) and then be modulated by frequency modulation (FM). The radio frequency (RF) power amplifier is employed to transmit the modulated signal through the antenna. An RF receiver receives the emitted signal, and then frequency demodulation (DeFM) is performed. A frequency discriminator separates the signal into three different frequencies and a bandpass filter filters other noise. Amplitude demodulation (DeAM) is then performed to recover the signal. In the digital signal processing unit, a multiplexer (MUX) selects the single-channel biosignal and transmits it to the sample-and-hold (S/H) circuit and the analog-to-digital converter (ADC). The interface control circuits process the signals between the ADC and the personal computer (PC). Finally, the measured data can be saved in the PC and then transferred to remote hospitals for monitoring. 
SYSTEM DESCRIPTION

CIRCUIT IMPLEMENTATION 3.1 Operational Amplifier and Bias Circuit
A two-stage cascode OP with rail-to-rail input/output stages and high PSRR, as shown in Fig. 2 [6] , is used to construct all building blocks of the processor IC. The output impedance can be greatly reduced by the negative-feedback architecture. MOS transistors M1 and M2 with source and drain short connected serve as the compensation capacitors. To achieve low-power consumption, the operating points VB1-VB2 and VB5-VB6 of OP operate in the moderate inversion region, satisfying 0 mV < (V gs -V T ) < 50 mV and 0 mV < V ds -(V gs -V T ) < 25 mV, where V gs and V ds are the gate-source voltage and the drain-source voltage of a MOS transistor, respectively, and V T represents the threshold voltage. The simulated tail current in both the P-channel and the N-channel input pairs of the OP is only 0.225μA. The optimal biasing design and the maximum layout area of the input MOS transistors and the current-mirror load are implemented to achieve a low offset voltage.
The wide-swing cascode bias circuit is realized to provide a stable bias current for the OP, as shown in Fig. 3 . Assume that the emitter-area ratio of the bipolar junction transistors (BJTs) Q2/Q1 = m; then, the current that flows into the emitter of BJT Q2 can be expressed as (3-1) This bias current is mirrored to the OP for producing the operating points. Noise from the power supply can be reduced by connecting additional capacitors to VB1-VB8 to stabilize the operating points. A start-up circuit is included; it affects only the bias circuit in the case all currents in the loop are zeros.
Instrumentation Amplifier and GainControl Amplifier
As shown in Fig. 4 , an AMP consists of an IA and a GCA. The IA, based on the conventional structure of three OPs and resistors, is used to amplify the input biosignals. V p and V n represent the input voltages at the positive and negative terminals, respectively. The output voltage V a of this IA can be derived as (3-2)
where R1 = R3 = 1 kΩ, R2 = R4 = 2 kΩ, and the gain of this IA is 20 dB. This IA exhibits a very high PSRR and CMRR. The closed-loop architecture makes this IA stable at all times, and the offset voltage is not amplified to the point at which the outputs of each OP in this IA saturate. The non-inverting GCA consists of an OP and two resistors. The gain of the GCA can be derived as (3-3)
Resistors R5 = 2 kΩ and R6 = 58 kΩ are used in this design to achieve a DC gain of 30. This GCA is also a closed-loop circuit. Figure 5 presents the designed fourth-order SCLPF, which is implemented by cascading two second-order filters. Without a standard architecture of the SC biquad, this filter is realized using some basic building blocks of SC filters, including OPs, switches and capacitors. The NMOS transistor and its dummy transistor, with the drain and source shorted together, constitute the switches. The channel width of the dummy transistor is half of that of the NMOS transistor for a given channel length, eliminating the channel charge injection [7] . Minimally sized switches reduce the error voltage from the clock feedthrough. A parasitic-insensitive scheme for realizing the SC-simulated resistor greatly decreases the second-order errors. The two-phase nonoverlapping clock schemes of ph1 and ph2 activate the MOS transistors' switches. Figure 6 illustrates the photomicrograph of the fabricated test chip, including a bias circuit (BIAS), an IA, a GCA, and a SCLPF. It was implemented in a 0.5μm silicon-gate n-well CMOS technology, and has a die area of 0.52 mm Channel 1 shows the input signal of 50 mV P-P , and channel 2 shows the measured output sinusoidal signal of 1.5 V P-P . This GCA has an amplification of 30 times. Table III lists the measured data for the designed GCA at supply voltages of 3 V and 5 V, and results were averaged over six samples. This GCA has a low power consumption of 0.13 mW at a supply voltage of 5 V, and occupies a small chip area of 0.03 mm 2 . This designed GCA also achieves a high PSRR. The frequency response of the SCLPF was measured at a supply voltage of 5 V, as shown in Fig. 9 . The result shows that the bandwidth is more than 100 Hz, and the attenuation of the filter is -1.89 dB at DC. Table IV lists The input ECG signal from the ECG simulator is applied to the analog processor IC to verify the circuit's performance. As shown in Fig. 10 , channel 2 depicts a 2.22-mV P-P input ECG signal with a frequency of 2.9984 Hz, while channel 1 illustrates the measured output ECG signal of 458 mV P-P with a frequency of 3.0019 Hz.
Switched-Capacitor Lowpass Filter
EXPERIMENTAL RESULTS
The measured signal amplification is within the design tolerance of the system. The single-channel wireless and wired systems constructed using on-board commercial discrete ICs have also been verified in this work, as shown in Fig. 11 . A commercial IC INA118 realizes the IA, which has a DC gain of 11. The output terminal of the IA is connected to a highpass filter, which consists of a 1-μF capacitor and a 1.5-MΩ resistor. The GCA is realized by connecting the commercial OP TL062, and two resistors of 10 k Ω and 1 M Ω , to yield a non-inverting gain of 101. The commercial OP LM324 and some RC components are used to implement a second-order Butterworth LPF. Two cascading second-order LPFs constitute a fourth-order filter. The wireless data transmitter, including an AM modulator realized by an MUX IC MC1496, is used to multiply the biosignal and the carrier, and an FM modulator is realized by an C548B IC and RC components. An antenna is connected to the FM module to transmit the modulated signal. The wireless data receiver is constructed from a general radio as a frequency demodulator and an amplitude demodulator that includes a full-wave rectifier and a second-order LPF. A commercial IC ADC0804, connected to an adder circuit, is used to implement the digital signal-processing unit, which includes an MUX, an S/H circuit and an A/D converter. The software can control the measured data and which then saved in a PC. Measurement of the integrated on-chip single-channel processor system with a 1-kHz carrier has been illustrated in Fig. 12. The input ECG signals applied to the processor IC have the frequencies of 1 Hz, 2 Hz and 3 Hz, respectively. Experimental results show the input ECG signal can be amplified, filtered, transmitted, and received by the wired and wireless system design.
CONCLUSIONS
In summary, the wireless data transmission provides a more flexible way to measure the physiological signals of patients than the wired system. The proposed single-chip analog processor solves the component mismatch and performance degradation problems of the biosignal monitoring system built from discrete ICs. It can be operated at single supply voltage in a range between 3 V and 5 V, and has a low power consumption of 0.42 mW and 0.75 mW, respectively. The ECG signals were simulated to validate the wired and wireless systems, proving that the on-board system with the single-chip analog processor had achieved low power consumption, minimum chip size and low system cost.
